Back to section
Event · ahead

Semiconductors and accelerators

A chip for one model

Silicon designed for a single architecture rather than a class of tasks: multiples of efficiency at the price of total inflexibility.